This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OPT8241: OPT8241 streak vertical lines

Part Number: OPT8241

Hi,

I contact you about an issue with depth sensor OPT8241.

Our custom depth board is working very well when the dealiasing is off. But when it is activated, we have some streak vertical lines appears.

We use the version 0v31 of the firmware. We've tried with all previous versions and it does the same but sometimes less often (the image can be stable for 10 seconds or thereabout).

This configuration has been tested on the  TI devkit and it works. I saw that streak vertical line issue can be due to the DDR (according to the firmware changelog).

We have the recommended MT47H32M16NF-25E:H DDR on our board but we found out that on the TI devkit there is the MT47H32M16HR-25E:G ( the previous revision of the chip).

I wonder if you could help us to find the source of the issue.

In our side, we will order the same ddr that on the TI devkit to test it but it can take a few weeks.

You can find our parameters' value used:

  •  MB = 3
  •  KA = 2
  •  KB = 1
  • FREQ_RATIO = 2730
  • SUB_FRAME_CNT_MAX = 1
  • QUAD_CNT_MAX = 6
  • MOD_M1 = 20
  • MOD_M2 = 15
  • MOD_PS1 = 1
  • MOD_PS2 = 0
  • MOD_N1 = 2
  • MOD_N2 = 2
  • DEALIAS_EN = 1

We use the configuration order given by Nithin Jose found on this post https://e2e.ti.com/support/sensors/f/1023/p/691016/2566675?tisearch=e2e-sitesearch&keymatch=mod_pll_update#2566675

Best regards,

David

  • Hi,

    A small update, we've tried with the DDR MT47H32M16NF-25E:G (same as on the devkit) instead of MT47H32M16NF-25E:H which is recommended on the datasheet.

    The streak line disappeared. Look like on timing issue on DDR. But we still have a small artifact on our custom board which might be our design issue.

    Have you tried your firmware on MT47H32M16NF-25E:H DDR memory and seen any issue with it ?

    Could you provide a fix for it ?

    I don't discard that we could have a imperfect signal integrity on ddr interface.

    David

  • Hi David,

    I have answered this query on your email. Let us continue the conversation there.

    Regards,
    Subhash