• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 278 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AWR1243: AWR1243

AWR1243: AWR1243

tom daglas
Intellectual 440 points
Part Number: AWR1243
Other Parts Discussed in Thread: DCA1000EVM,

Hello

Sorry, I put continue the question in another post.

Can i get connect entire pins of 60-pin connector to FPGA in DCA1000EVM? This make the circuit easier. Why is not this done and used FTDI?

I have an evaluation board of FPGA. Can i connect directly and without intermediary entire pins that i have considered in thecascaded AWR1243 :(LVDSs (Data[0-3], CLK, Frame CLK, Valid), SPIs( CS, MISO, MOSI, CLK), Host INTR(p6), NRST_MCU and NERR_OUT(N8))?

Thanks.

 

  • 0
    TI__Genius 14695 points
    Hi Tom,

    The FTDI chip was used for legacy reasons, to make the design similar to our previous solutions using the mmWave Devpack.

    Please note that in our design, the intention is for the SPI pins and some GPIOs to be handled by the host PC over USB and only the LVDS data to be handled by the FPGA.

    You can connect the pins as you like in your own FPGA design.

    Best Regards,
    Anand