Hi,
we are having some issues with the faultres pin of PGA411 when connecting it to a FPGA. We are suspecting that it is due to the hold time of the faultres signal. We have not managed to to find it defined anywhere in the datasheets/ app notes. Can you give us reccomneded values for the hold time of the faultres signal?
thanks and regards,
Lasse
