This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1243: SOP Sensing at boot up

Part Number: AWR1243

Hi,

I was wondering how the AWR1243 senses the SOP pins (AR_TDO_SOP0,POAR0SYNC0OUT0SOP1,AR_PMIC_CLKOUT_SOP2) during boot up as every pin is an output pin.
We want to use this information to create our own cascade solution. 

Thanks

  • Hi, 

    In the AWR1243 dataseet, Figure 5-2. describes the "Device Wake-up Sequence". In this sequence, the NRESET de-assertion (GND to VCCIO level transition) is responsible for latching in the starting state of the SOP[2:0] pins. In this diagram a setup/hold time for the SOP pins is indicated relative to the NRESET de-assertion. 

    Thanks,

    -Randy