This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

IWR6843ISK: impact of idle time on coherency between chirps in one frame

Part Number: IWR6843ISK

Dear experts,

to design a suitable radar modulation I increase the idle time to a few hundreds microseconds while the ramp end time is about 50us. Does a longer idle time deteriorate coherency between the chirps in one frame?

What happens to the VCO during the idle time? Is it oscillating with the PLL locked?

Thanks,

Timofey