Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMP102: I2C Rise Time Spec

Part Number: TMP102

Hi Expert,

I2C spec for rise time define if clock <100KHz, tr maximum for BOTH SDA and SCL could be 1000ns. 

https://www.nxp.com/docs/en/user-guide/UM10204.pdf

However in TMP102 datasheet, we only define the SCLK<100KHz condition for SDA not for SCL. Could you please clarify the concern? 

Thanks.

Allan