AWR2243: Digital Sync Propagation Delay

Hello,

For a cascaded design, we are using a clock buffer to split out the digital SYNC lines to the slave chips.  Is there a requirement for maximum propagation delay for this, or does sending the signal back to SYNC_IN on the master account for this?

Thanks,

Robert