• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 29 subscribers
  • Views 604 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AWR1843: Does MSS reset DSS?

AWR1843: DSS Reset

Fabian Wiche
Prodigy 35 points
Part Number: AWR1843

Hi Experts,

I need to reset the DSS when the MSS has done a soft reset for any reason.

The TRM describes a way to power off and power on the DSS in "5.4. Power domains". But it says it is only for AWR16xx devices and I cloud not find a description for AWR18xx.

Is there any description for AWR18xx devices somewhere?

best regards

Fabi

  • 0
    TI__Guru*** 148804 points

    Hi,

    Please give us some time to review this question with the design team.

    There is need for some discussion regarding this feature

    thank you

    Cesar

  • 0 in reply to Cesar
    TI__Guru*** 148804 points

    Hi,

    The information in the TRM also applies to AWR1843.

    Regarding Powering Down the DSS there is also an errata that should be considered.

    Please see MSS#42 in the errata document.

    The Errata step needs to be done only once after every DSS DSP L2 mem init trigger by SW.

    Since ROM is initiating the DSS DSP L2 memory, the step needs to be executed once after ROM execution.

     

    If application explicitly again initializes the DSS DSP L2 memory then this step would need to be executed again.

     

    So this step is based on SW executing mem init. It does NOT need to be part of the Power down sequence everytime.

    Thank you

    Cesar

  • 0 in reply to Cesar
    Prodigy 35 points

    Hi Cesar,

    thank you for the quick an detailed answer.

    I still have a little problem implementing the workaround.

    In errataMSS#42 step 5. the Register TOPRCM-> GEMPWRSMCFG1-> PWRSMOUTBYPCTRL has to be set to 0x00.

    Unfortuneatly I can not find any documentation for this register..

    Can you tell me which bits of TOPRCM-> GEMPWRSMCFG1 have to be set?

    I think the registers TOPRCM-> GEMPWRSMCFG1 and TOPRCM-> GEMPWRSMCFG2 are not documented at all in the TRM. Even though I hopefully dont need it to fix my issue, can you tell me if there is any documentation for them somewhere?

    Thank you and best regards

    Fabi

  • 0 in reply to Fabian Wiche
    TI__Guru*** 148804 points

    Hi,

    Please give me some time to check with design team

    thank you
    Cesar