• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 497 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR1843: disable watchdog

Sergej Pogrebnoj
Prodigy 170 points
Part Number: AWR1843


Dear Ti-Team,

i am a little bit confused, is it possible to disable the watchdog after enabling it in application?

According to the technical reference manual it is not possible to disable the watchdog once enabled, only by a system reset.

But in some other data sheets is mentioned, the bootloader already enables the watchdog, after the boot sequence watchdog is hold in reset, and the application can init and use the watchdog again.

So it is possible to disable watchog in application?

Is it also correct, that the max watchdog period is ~ 167 ms (4095+1)2^13/RTICLK1, RTICLLK1 is fixed to 200MHz and can't changed?

We want to use the watchdog first in our secondary bootloader and after that in our application,

Thanks in Advance.

Best regards,

Sergej

  • 0
    TI__Genius 15230 points

    Hi Sergej,

    Yes Its not possible to disable the watchdog once enabled. But if System reset/poweron reset  is done then it has to be re-enabled.

    Bootloader  enables it. At the end of the booting sequence there is a reset performed... this way watchdog is disabled and now can be enabled in the application.

    Yes Max period depends on the RTICLK1. If the setting is at 200Mhz then you are right its ~167ms.

    with regards

    Sunil

  • 0 in reply to Sunil T V
    Prodigy 170 points

    Hi Sunil, 

    thanks for the reply.

    So if i want the increase the period, i have to reduce RTICLK1. 

    Where i can do this an does it have any side effects?

    Thanks in Advance!

    Best regards,

    Sergej

  • 0 in reply to Sergej Pogrebnoj
    TI__Genius 15230 points

    Hi Sergej,

    RTICLK1 is fixed and connected to VCLK. 

    if the source to VCLK can be changed to slower clk then the period can be increased but this has major drawback, all the peripherals connected on VCLK also slows down. So it is recommended to set VCLK to default value.

    External Watchdog solutions can be considered  in case a longer watchdog period is needed.

    with regards

    Sunil

  • 0 in reply to Sunil T V
    Prodigy 170 points

    Hi Sunil, 

    thanks a lot, now everything is clear. 

    Best regards,

    Sergej