• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 16 subscribers
  • Views 254 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TS3A5018: ON-state resistance

TS3A5018: Power on timing requirement

Mike Hsu
Intellectual 300 points
Part Number: TS3A5018

Hi there

Is there power on timing for this IC?

For example, EN# pin should pull low before or after IN pin?

Thanks

Mike Hsu

  • 0
    TI__Genius 10974 points

    Hi Mike,

    For the logic pins, there is no timing requirement for which one should be on first. Just note that the /EN pin will disable all channels at once and the IN pin will select which channel is active, so need to understand how you would like to control the mux for your system needs (/EN takes priority, so it will not matter what state the IN pin is in when the /EN pin is high).

    Thanks!

    Bryan