This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74CB3Q3244: Power Down Impedance

Part Number: SN74CB3Q3244

Tool/software:

Hi Folks

Looking at the SN74CB3Q3244 IC (8 Bit FET Bus Switch) in a design and want to permanently enable its output by pulling down the OE pin of the IC. In the datasheet, two separate statements related to device condition in power down are given:

1) During power down, The device provides isolation using its IOFF circuitry and the I/Os can tolerate up to 5V.
2) OE should be tied to VCC through a pull-up to ensure high impedance state during power down.  

Can we clarify that with permanent pull down at OE, during & after power down does this IC offer high impedance between its input & output (Source & Drain of FET switch) ?

  • Hello Chris,

    With a permanent pull down at OE we cannot guarantee the device will be in high impedance mode. Since the device is enabled low, the switches might close.  

    I recommend tying the OE to a pull up, so the switches will be in a predictable high impedance state. 

    Thanks,

    Nir 

  • Thanks Nir, A quick follow up:

    """

    Since it is recommended to pull up the OE so that the switches will be in a predictable high-impedance state during or after power down.

    So, this means OE should be pulled up from a different supply, rather than the VCC supply of the device. Can you please clarify this also?

    """

  • Hello Chris,

    Yes, you are correct.

    The datasheet says "OE should be tied to VCC" which it is confusing, but it basically means OE should be pulled high. 

    Thanks,

    Nir