Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TS3DV642: Power down mode

Guru 16770 points
Part Number: TS3DV642

Hi

TS3DV642 offers power-down mode.  And it makes all channels Hi-Z state.

1.

What is "power down mode" of TS3DV642?

According to the datasheet, Icc in power-down mode is 6uA (typ).

However, I suppose the current in power down mode is presented by Ioff. (VCC=0V)

Which condition is showing power down state? EN=L or VCC=0V?

2.

Is the Table 1 from the datasheet correct?

Is the function of (EN:H/SEL1:L/SEL2:L) condition and (EN:H/SEL1:L/SEL2:H) condition same?

BestRegards

  • Hi Na Na,

    1.
    The power down mode is when the devices is powered but disabled(Vcc=3.6V, EN=L)
    When Vcc=0, the device is not powered, however if there is a voltage in control pins or high speed pins, these pins will have leakage currents

    2.
    EN:H/SEL1:L/SEL2:L Enables D0A
    EN:H/SEL1:L/SEL2:H Enables D0B

    Regards