• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 16 subscribers
  • Views 770 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TS5MP646: Recommended pattern when there is a constraint

TS5MP646: Trace width and spacing on the inner balls for this device

Bill Noel
Prodigy 220 points
Part Number: TS5MP646

K. Shidara was trying to get the same answer that I am looking for 6 months ago.  What is the recommended trace width and space recommended when attempting to fanout from the inner ball shown in the datasheet?

  • 0
    TI__Expert 5660 points

    Hi Bill,

    Thank you for your question.

    The spacing between the power traces, supply and ground, and the signal I/O lines, clock and data, should be a minimum of three times the trace width of the signal I/O lines to maintain signal integrity.

    Trace width depends on your application, how much current is needed, component spacing on PCB, copper thickness, aspect ratio, etc. The trace width is a design choice you are free to make for your system.

    My suggestion is to follow the layout guidelines in the datasheet in order to design your layout.

    Regards,

    Kate