• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 52 subscribers
  • Views 366 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Seeing ROM dissassembly in Stellaris device

Penn Linder
Expert 1035 points

Using CCSv4.2.4.00033.

Device: LM3S9B96-C5

I can step through ROM, but the dissassembler view shows all ???? for the assembly instruction. How do I get my dissassembler view to show the actual assembly instructions?  I tried adding the ROM section to the GEL file containing the memory map.  When I run the GEL file, it translates the ???? into assembly instructions.  But as soon as I step an instruction, the assembly turns back into ????.

 

  • 0
    TI__Guru**** 173310 points

    Could you provide some more details on your environment:
    - Are you trying to debug the bootloader in ROM?
    - Is this a custom application you developed or one of the bootloader examples provided with Stellarisware?
    - Are you using the DK evaluation kit or a custom board?
    - Which memory address are you looking at in the disassembler view when you see ????

    Please provide as much detail as possible on the steps you are taking to debug in CCS, so we can try to help further.

  • 0 in reply to AartiG
    Expert 1035 points

    I just figured out why it wasn't working.  I had previously modified the GEL file (lm3s9b96.gel, provided by TI) to add the ROM into the memory map of the LM3S9B96:

    GEL_MapAddStr(0x01000000, 0, 0x02000000, "ROM", 0); /* ROM * (BTW, I don't know the actual size, so I just guessed at 0x02000000)

     What I did not notice before is that the GEL file also contained a line indicating a certain range that included ROM:

    GEL_MapAddStr(0x00040000, 0, 0x1FFC0000, "NONE", 0);  /* Reserved */

    I assume this was conflicting with my ROM statement.  By commenting this line out, I am able to see the dissassembly in ROM.  Though I don't have the source code for what I am stepping through in ROM (Stellaris ROM bootloader, SafeRTOS, Driverlib, etc.), seeing the dissassembly is obviously very helpful during debugging.  Perhaps TI can modify the GEL files to include ROM so others may benefit.

    I tried this successfully both with CCSv4 and CCSv5.1.

  • 0 in reply to Penn Linder
    TI__Guru**** 173310 points

    Thanks for the update and glad to hear you figured it out.

    Ivek Engineer said:
    Perhaps TI can modify the GEL files to include ROM so others may benefit.

    I will submit this as a enhancement request. Thanks for the feedback.

  • 0 in reply to AartiG
    TI__Guru**** 173310 points

    I submitted enhancement request SDSCM00041766 to udpate the GEL files.