Hi,
I use L138, CGT 7.3.1 and CCS5.1. I have a code to read ADC without BIOS. I used timer2 and compare registers to provide timing for 8 channels of ADC. It works well with -o0 or -o1 compiler optimization. But if I set optimization to -o2 or -o3, timer2 doesn't work. Timer2 isr runs 2 or 3 times (random times) instead of 8 times. I check the timer registers by memory browser. It seems ok, all the registers have correct value.
How could optimization level effect the timer setup or isr?
Thanks in advance
Serdar