• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 52 subscribers
  • Views 513 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

giving "installation failed" message while installing CCSv5.2.0

amareswar tummepalli
Prodigy 20 points

Hi,

with JTAG emulator(XDS560v2 STM) product we received couple of installation CDs to install "CCSv5" IDE and "Code Composer Studio v4/v5 spectrum digital emulators".

we are trying to install first CD which is CCSv5 IDE but while installing it shows "installation Failed" message at the time of installing feature group like this it will show many times this "installation failed" message and finally it will stop installing at some point in the middle.

Please find the snapshot of the error message in the attachments.

Can you please help in resolving this issue.

please find the logs in the attachments.1680.ccs_setup_5.2.0.00069_install.log

  

  • 0
    TI__Guru*** 130875 points

    Hi,

    we have seen some issues installing from a CD/server.   My best recommendation is to remove your attempted installation and get the latest version of ccs (v5.3) from here:

    http://processors.wiki.ti.com/index.php/Download_CCS

    I would then try the full installer unzipping and keeping the installation in local simple directories such as c:/ti or c:/myccs.

    Best Regards,
    Lisa

  • 0 in reply to Lisa TI
    Prodigy 20 points

    Hi Lisa,

    Thanks you very much.

    I have downloaded the ccs(v5.3) from the link you mentioned and it is installed sucessfully.

    and when I connected JTAG HOST is also able detect the driver.

    But,  I am facing one more issue now...

    I have launched the CCS (v5.3) and did below steps:

    File->New->NewTargetConfiguration

    Connection: Spectrum Digital XDS560V2 STM USB Emulator

    Device: DM8148

    and on cliking "Test Connection" it is giving below log:

    =====================================================

    [Start]

     

    Execute the command:

     

    %ccs_base%/common/uscif/dbgjtag.exe -f %boarddatafile% -rv -o -F inform,logfile=yes -S pathlength -S integrity

     

    [Result]

     

     

    -----[Print the board config pathname(s)]------------------------------------

     

    C:\DOCUME~1\tnvra\Local Settings\Application Data\

        .TI\693494126\0\0\BrdDat\testBoard.dat

     

    -----[Print the reset-command software log-file]-----------------------------

     

    This utility has selected a 560/2xx-class product.

    This utility will load the program 'sd560v2u.out'.

    Loaded FPGA Image: C:\ti\ccsv5\ccs_base\common\uscif\dtc_top.jbc

    The library build date was 'Oct  3 2012'.

    The library build time was '22:14:17'.

    The library package version is '5.0.872.0'.

    The library component version is '35.34.40.0'.

    The controller does not use a programmable FPGA.

    The controller has a version number of '5' (0x00000005).

    The controller has an insertion length of '0' (0x00000000).

    The cable+pod has a version number of '8' (0x00000008).

    The cable+pod has a capability number of '7423' (0x00001cff).

    This utility will attempt to reset the controller.

    This utility has successfully reset the controller.

     

    -----[Print the reset-command hardware log-file]-----------------------------

     

    The scan-path will be reset by toggling the JTAG TRST signal.

    The controller is the Nano-TBC VHDL.

    The link is a 560-class second-generation-560 cable.

    The software is configured for Nano-TBC VHDL features.

    The controller will be software reset via its registers.

    The controller has a logic ONE on its EMU[0] input pin.

    The controller has a logic ZERO on its EMU[1] input pin.

    The controller will use falling-edge timing on output pins.

    The controller cannot control the timing on input pins.

    The scan-path link-delay has been set to exactly '2' (0x0002).

    The utility logic has not previously detected a power-loss.

    The utility logic is not currently detecting a power-loss.

    Loaded FPGA Image: C:\ti\ccsv5\ccs_base\common\uscif\dtc_top.jbc

     

    An error occurred while hard opening the controller.

     

    -----[An error has occurred and this utility has aborted]--------------------

     

    This error is generated by TI's USCIF driver or utilities.

     

    The value is '-233' (0xffffff17).

    The title is 'SC_ERR_PATH_BROKEN'.

     

    The explanation is:

    The JTAG IR and DR scan-paths cannot circulate bits, they may be broken.

    An attempt to scan the JTAG scan-path has failed.

    The target's JTAG scan-path appears to be broken

    with a stuck-at-ones or stuck-at-zero fault.

     

    [End]

    =============================================================================

    Can you please help me, why I am getting above error and how can I resolve this error.

  • 0 in reply to amareswar tummepalli
    TI__Guru*** 130875 points

    Hi Amareswar,

    first of all very happy to hear the installation now succeded.  Thanks for the update.

    A few comments here.  The test connection button does not always indicate you will have an issue debugging.

    Please do the following

    - please simply try debugging and connecting.  If you still have issues please open a new thread with all details.

    Thanks and best regards,

    Lisa