This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

'C' Interrupt Handler Stack Usage

For some reasons we have to upgrade our TI Compiler for a TM470 machine from 4.6.1 to 5.0.4. Unfortutelly, the new compiler have a different way as C code based interrupt handles handles the stack. In contrast to the old compiler, the new one pushes 2 more registers on the stack than the old one (FPEXC as well as FPSCR). As we use the compiler for a multi tasking kernel that performs context switches among different tasks, some piece of assembler based software implicitly assumes the 'old' stack layout, which now contradicts with the behaviour of the new compiler. My question now is, is there any easy way to force the new compiler into the old behaviour (e.g. by some compiler switches) or is there no such way and we need to take the stony one and adapt the assembler based context switch to the new interrupt stack layout?