This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

the problem of DMTIMER registers

Hi TI team,

    we would like to set the timer 5 & 6 of AM335x,

    but always fail.

   and then we found we can not access the registers of timer 5 & 6(the register address is 0x48046000),

   but the register of timer 2 (the register address is 0x48040000) can be accessed.

   and also CCS can not access the registers of timer 5 & 6.

   are there not the registers of timer 5 & 6 with AM335x?

    

  • Hi,

    The Memory browser view is not selective on what contents it displays - it only shows the memory contents at a given address. Therefore I think that the referred timers are simply powered down (check the attached screen with both the registers view and the Memory browser showing DMTIMER5 in CCSv5.4). 

    Several peripherals only have their registers visible when they are powered up and enabled, therefore this may be the cause of the error.

    Hope this helps,

    Rafael

     

  • Hi Rafael,

         by your suggestion, we have made DMTIMER5 work, cause we can read the register of DMTIMER5.

         now, we know if we want to use CPSW interrupt pacing, have to set DMTIMER 5 & 6 up,

         so we set DMTIMER 5 to Capture mode, choose Rising transition and set TCAR_IT_FLAG(IRQENABLE_SET) on,

         but CPSW RX interrupt does not happen. (We choose the channel 1 as RX)

         is there any information to help us work it out.

  • Hi,

    Unfortunately I am not very familiar with the AM335x device itself, thus I strongly recommend you asking this question (and posting the code you used to perform the initialization of the DMTIMER5) to the AM335x device forum, as the experts there will have much more knowledge on this subject.

    Also, if you haven't done so, other resources are the Starterware examples demo and dmtimer - both contain Dmtimer initialization and ISR routines that may help you accomplish this.

    Hope this helps,

    Rafael