Hello,
Is there a method to break before reset occurred with CCS?
Now, an unintended reset occurs, however I can't see why the reset occurs.
So, I want to catch the reset and break the core before the reset occurs.
Best Regards,
Nomoto
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
Is there a method to break before reset occurred with CCS?
Now, an unintended reset occurs, however I can't see why the reset occurs.
So, I want to catch the reset and break the core before the reset occurs.
Best Regards,
Nomoto
You could put a breakpoint in the reset vector but I think that may be to late for what you want to do. F5529 also has a little trace fifo that you could use. We have a training module that shows how to enable this. It is the last lab.
http://processors.wiki.ti.com/index.php/CCS_Modules_Library#Enhanced_Emulation_Module_.28EEM.29
Regards,
John