• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 56 subscribers
  • Views 1073 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ETBLib (CToolsLib) Support for J5eco (DRA62x, TI811x)

Rico Staude
Prodigy 10 points

Would it be possible to add support for the DSP-core of the above mentioned device to the ETBLib?
Or is there an (easy) way to get the existing ETBLib running with this device?

Thanks in advance

  • 0
    TI__Guru**** 171729 points

    Hi,

    cToolsLib was never comissioned to support your device nor its more popular sister devices (DM814x/DM816x).

    Therefore, I discussed internally but unfortunately there are no plans to officially support these devices.

    I will reply to this thread if anything changes with this regard.
     
    I apologize for the inconvenience,
    Rafael

  • 0 in reply to desouza
    Mastermind 8040 points

    It is such a shame TI is treating the 81xx series so badly, they're really nice devices that don't deserve to be neglected in this way :(  Based on what I've seen the DRA62x / C6A811x is in many ways actually even cooler than the DM814x, yet it appears to have gone up in smoke for broadmarket applications (along with the whole C6-Integra concept).

    As far as the original question goes: it appears to me ETBLib may actually already have support? I see a project/C6A816x directory and #ifdefs for TI816x, and since the debug subsystem is afaik identical across the whole 81xx / dra6xx series I would expect those definitions to also work for the j5eco.

    For more information on the debug subsystem: the DM816x TRM also has a relatively decent chapter on it, and you can find a full memory map of the subsystem in the "Debug" tab of my memory map spreadsheet of the series. The ETB is a standard coresight one, not TI-enhanced. The trace funnel source ports are:

    • port 0: ETM of Cortex-A8
    • port 1: DSP trace via ADTF
    • port 7: STM v3 (MIPI STPv1 with TI's custom format when tracing to ETB)

    I hope this information is still of any use to you. (Or else it may at least be useful to others with the same question.)