• Locked Locked
  • Replies 1 reply
  • Subscribers 52 subscribers
  • Views 1073 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

When is memory barrier instruction needed in TM4C129?

Jong-won Lee
Prodigy 70 points

I read that memory barrier instruction is needed for strong-ordered memory access in ARM Cortex-M documents.

I want to know if memory barrier instruction is needed in TM4C129x processor.

If needed, I want to get some examples in which memory barrier instruction is required. (with specific codes)

Best regards,

  • TI__Guru**** 244300 points

    Jong-won Lee said:
    I read that memory barrier instruction is needed for strong-ordered memory access in ARM Cortex-M documents.

    Please indicate exactly where in the ARM documents you read this.  I'd like to see it in full context.

    Thanks and regards,

    -George