This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6748 : Code Composer Studio v5.1 : Debugging issue

Other Parts Discussed in Thread: TMS320C6748

Hello,


I am working on the TMS320C6748 DSP on Code Composer Studio v5.1, I have a configuration file adapted to the target and a GEL file that has been given to me. I attached them both to this message. When I am trying to start a debug session, I get the following error message :

C674X_0: Error connecting to the target: Error 0x80000244/-1178 Fatal Error during: Register, Initialization, OCS,  The target does not have a CPU clock.  


Could anyone please help me on how to fix this issue ?

Thank you,

Best  Regards

https://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/81/dspx.7z

PS : For some reason, the part number TMS320C6748 wasn't recognized when creating this thread, although I think it's a valid part number ?

  • Hi,

    I've notified the sw team. Their feedback will be posted here.

    Best Regards,
    Yordan
  • Thank you Yordan,

    So since I've posted this, I've tried to use the default GEL file provided in

    Now the debug session seems to be starting and running, although I still get an error :

    C674X_0: Trouble Writing Register PC: Error 0x00000006/-1176 Error during: Memory, Register,  The IM memory request is not serviced by the HW memory system.  This could be caused by the memory address specified does not exist in the specified  memory/cache level.


    Could someone still tell me what was wrong with the initial GEL file that was given to me ?

    Thank you,

    Best Regards

  • Have you tried to follow the steps provided here:
    processors.wiki.ti.com/.../AM1808_EVM_board_using_CCS?

    You have not indicated if you are using TI platform or the custom hardware. THe GEL files are meant for the evaluation platform with specific DDR memory and internal clock of 24Mhz so please indicate if there is anything different in your setup. If your clock or DDR part is different then the PLL0 and PLL1 and EMIF timing configuration needs to be modified.

    Also, ensure that you are configuring the boot switches correctly.

    Regards,
    Rahul