• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 53 subscribers
  • Views 771 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TMS320C6657: Where to set a breakpoint to capture exception when using PC trace with ETB?

tamo2
Expert 1670 points
Part Number: TMS320C6657
Other Parts Discussed in Thread: SYSBIOS

Tool/software: Code Composer Studio

I am using Hardware Trace Analyzer / PC trace to debug exception on C6657, SYS/BIOS  6.40.04.47 + XDCtool 3.30.4.52 + TI Compiler 8.2.2.

I am using ETB and it fills up quickly.   So I would like to set a breakpoint as soon as an exception happens.

Which function should I set the breakpoint to?

Thanks,
tamo2

  • 0
    TI__Guru**** 171044 points
    tamo2,

    I don't have my board with me at the moment, but if I recall correctly C66x cores do not have a configurable exception breakpoint in the IDE similar to what is seen in the Cortex A cores.

    In any case, since you are using SYSBIOS, its built-in exception handler would be a great addition to gather data about the exception or simply a great point in the code to set a breakpoint. Details about the exception handler are shown at the following thread:

    e2e.ti.com/.../297172

    Hope this helps,
    Rafael