• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 54 subscribers
  • Views 1282 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/AM5726: Multi-core debug

Kaka
Guru 24520 points
Part Number: AM5726


Tool/software: Code Composer Studio

Hi TI Experts,

Please let me confirm the following questions.
[Question]
Would you please teach me the way to use the multi-core debug with CCS?
And can customer debug the different programs for cores such as Cortex-A15 and PRU-ICCSS at the same time? Or should they need to debug indivially on each cores?

For example, load the programs for PRU and M4 and A15 and set the breakpoint on A15 program. Adn then when reach the breakpoint on A15 program, will the other cores stop the program? Or can user set as ignore the A15 breakpoint (i.e. PRU and M4 core will running the program even thought A15 rearch the breakpoint)?

If you have any questions, please let me know.
Best regards.
Kaka

  • 0
    TI__Guru**** 171309 points

    Kaka,

    Kaka said:
    And can customer debug the different programs for cores such as Cortex-A15 and PRU-ICCSS at the same time? Or should they need to debug indivially on each cores?

    You can certainly debug code in multiple cores without problems and the references below contain a lot of useful information:

    processors.wiki.ti.com/.../SMP_Debug

    processors.wiki.ti.com/.../Multi-Core_Debug_with_CCS

    www.youtube.com/watch

    Kaka said:
    Adn then when reach the breakpoint on A15 program, will the other cores stop the program? Or can user set as ignore the A15 breakpoint (i.e. PRU and M4 core will running the program even thought A15 rearch the breakpoint)?

    This possible to do by using Global Breakpoints, which is also referenced in the articles I sent above. However, this feature is highly dependent on the device itself: in other words, depending on how the hardware inside the device is designed, the Cortex A15 subsystem may not allow setting breakpoints in conjunction with the Cortex M4 subsystem.

    Hope this helps,
    Rafael

  • 0 in reply to desouza
    Guru 24520 points
    Hi Rafael,

    Thank you for your response.
    I could understand your comments. I would like to confirm whether the AM572x can support my above case.

    Best regards.
    Kaka