• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 52 subscribers
  • Views 449 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/RM44L920: use J-link to program RM44L920APGE

user5853453
Prodigy 50 points

Part Number: RM44L920

Tool/software: Code Composer Studio

When i use J-link to program RM44L920APGE, i met below fault:

CortexR4: GEL Output:  Memory Map Setup for Flash @ Address 0x0CortexR4: File Loader: Verification failed: Values at address 0x00000000 do not match Please verify target memory and memory map.
CortexR4: GEL: File: C:\Users\212710926\workspace_v8\test\Debug\test.out: a data verification error occurred, file load failed.

 

what does this mean, can it be a hardware connection problem? how to solve this problem

thanks.

  • 0
    TI__Guru**** 173310 points

    Hello,

    Do you see this error when loading any program to the RM44? Trying a few different programs can help isolate if the issue is specific to the code and/or linker command file used.

    The next step would be to try loading with a different debug probe, like XDS200 or XDS100v2, if possible. If you can confirm that another probe is able to load the code correctly, then the hardware is likely good and it could be a problem specific to J-link. If that is the case then you would need to contact Segger for further support. 

    There is a similar post on this topic here.

  • 0 in reply to AartiG
    Prodigy 50 points
    yes, i see this error when i load program into RM44 with J-link, i could use XDS110 to load the program and there is no any error
  • 0 in reply to AartiG
    Prodigy 50 points
    and the intresting piont is that we could load the program to RM44 on evaluation board with J-link, the Jtag connection on evaluation board is exactly same with Jtag connection on our board.
  • 0 in reply to user5853453
    TI__Guru**** 173310 points

    user5853453 said:
    and the intresting piont is that we could load the program to RM44 on evaluation board with J-link, the Jtag connection on evaluation board is exactly same with Jtag connection on our board.

    In that case I would suspect some hardware issue with your custom board is contributing to the connection problem. I would suggest contacting Segger to see if they have any recommendations.