Hello team,
Our customer would like to simulate the macro model designed by Verilog-A.
We have two simulator one is TINA-TI and the other is PSPICE for TI. Can both simulator simulate the macro model designed by Verilog-A ?
If yes, could you kindly advise the procedure how to simulate the custom macro model ?
Thank you and best regards,
Michiaki