VHDL module incorrect behaviour

Vishal Kakade

Hello Experts,

We have created a VHDL module to generate fixed PWM with a 30% duty cycle at 360KHz. (working fine in vivado simulation) But I see that in tina, its generating 50% duty. We tried adjusting dead time to adjust the duty but got the same issue. Please find the attached captures for the same.

I tried posting this issue to design soft website but the website is not responding.

Regards Vishal.

pwm_fixed360khz_gen_800ns.zip

over 3 years ago

0 LeonardEllis over 3 years ago

TI__Guru 71526 points

Hello Vishal,

Please provide more information. What processor is being used in this design?

Thank you,

~Leonard

0 Vishal Kakade over 3 years ago in reply to LeonardEllis

Expert 1625 points

Hi Leonard,

There is no processor. Its a macro created from VHDL code.

+1 LeonardEllis over 3 years ago in reply to Vishal Kakade

TI__Guru 71526 points

Hello Vishal,

Since TINA is a DesignSoft/TINA program, questions are handled by using the DesignSoft support page: http://www.tina.com/technical-support/ . You said you contacted DesignSoft, but no response, so I have contacted DS and ask that they look into the situation.

Please let us know if you have not received a response by tomorrow.

Regards,

~Leonard

Simulation, hardware & system design tools

Simulation, hardware & system design tools forum

VHDL module incorrect behaviour