• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 38 subscribers
  • Views 274 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-01606: Questions regarding simulation file

Tom Cauttero
Prodigy 60 points
Part Number: TIDA-01606


Tool/software:

Hi, I have some questions regarding the simulation file. 

In the PLECs simulation, there is a capacitor Cfdck_mid_point connecting the DC bus midpoint to the filter caps in the LCL. This cap is not present in the design guide. Is it a parasitic cap? Is it needed in the final design? How can I determine an appropriate value for this cap?

Also, the grid side inductor is a common core inductor. Is it recommended to use a common core inductor or just 3 seperate inductors? How to determine the value of Lcommon?

 

  • 0
    TI__Expert 7855 points

    Hi Tom,

    For our up coming design update, we're planning on having this Cfdck_mid_point cap for our our new design (1.5uF).

    This was based on our simulation for the emi filter.  

    The engineer who designed the common core choke is currently OOO until next early month.  I will have to ask him when he gets back on the design details.

    I would recommend you looking at the spice simulation to determine the appropriate frequency response.

    -Kelvin