This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Need support in identifying potential issue in my pmp11302 layoutdesign

Part Number: PMP11302
Other Parts Discussed in Thread: PMP

Tool/software:

Hi,

I have attached two waveform of EN55011 CLASS B test

The second with 14db margin on peak line is the result obtained from the pmp11302 evk board.

The first is the margin obtained for the same pmp11302 schema implemented or integrated to my design.

What could be the possible reason for observing noise in the low frequency region for my actual design when compared to the evk?

I am literally seeing a shift in my complete waveform at low frequency region towards the limits in my current design when compared to evk.

Please throw some light on this.

Amal

  • Hi Amal,

    Thank you for reaching out.

    Looks like the differential noise could be high here. Have you ensured the layout is same as PMP design. Looks like the switching loop could be one reason for this. Could you please check if this is something different between the two?

    Regards,

    Harish