This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-01606: TIDA-01606 ISSUE

Part Number: TIDA-01606

Tool/software:

In Lab 5, statement 3-19 mentions that the PLL is aligned 90° with Vgrid. However, based on my actual measurements, the PLL is not aligned with Vgrid A. I would like to confirm whether the "Vgrid" mentioned in the diagram refers specifically to Vgrid A or some other variable.

I noticed that my TINV_angleSPLL_radians / (float32_t)(2.0f * TINV_PI) is not aligned with the 90° position of Vgrid_sensed_pu as shown above. Additionally, from the oscilloscope, I observed that the voltage, current, and PWM signals for the same phase are not aligned. I would like to confirm whether this behavior is expected. For reference, the yellow trace represents the grid voltage (30 Vrms), the green trace is the grid current, and the red trace is the grid-tied PWM signal.

  • Yung,

    the PLL should be aligned with VgridA.  you could also plot the other Vgrid in CCS to see which the PLL aligns to.

    The Lab 5 is supposed to test the basic the boost functionality.  

    Please try Lab 6, where you tune the current loop and the PFC should work as shown in the figure 3-24.

    -Kelvin