• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 38 subscribers
  • Views 139 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMR38020-DESIGN-CALC: Can this LMR38020F_TRANS.lib PSpice model simulate the SYNC function?

satoshi hoshi
Prodigy 130 points

Part Number: LMR38020-DESIGN-CALC

I am attempting to simulate the SYNC function of the LMR38020F.

I want to syncronize the switching of two LMR38020F devices with a 180 degree phase sift.

Although I have obtained simulation results, however these were the 180 degree phase sift is NOT occurring. 

Can this LMR3820F_TRANS.lib PSpice model simulate the SYNC function?

I am using LMR3820F_TRANS.lib is dated 27AUG2021 Update Final 1.00

 

  • 0
    TI__Mastermind 20490 points

    Hi,

    SYNC hasn't been implemented in the model

    Regards,

    Niranjan

  • 0
    Prodigy 130 points

    OK, I understand why I couldn't simulate the function of SYNC in LMR3820F_TRANS.lib.

    Do you know any device modeled SYNC function in Step Down Switching regulator as the same as internal function?

    I would confirm the function of SYNC in LMR3820F, because the datasheet of SNVSBS6B has slightly difficult description in 7.3.4.

    Four situations will be existing and if looking Figure 8-10, it seems like the rising edge of SW output voltage synchronize to the rising edge of SYNC input voltage.

    Is my understanding correct to Figure 8-10?

    And I would like to know the phase locking delay time of internal PLL function for SYNC in LMR3820F, because no specification in the datasheet.

  • 0 in reply to satoshi hoshi
    TI__Mastermind 20490 points
    satoshi hoshi said:
    Do you know any device modeled SYNC function in Step Down Switching regulator as the same as internal function?

    I don't know any specifically, but when you download the models there is a lib file, which usually mentions what is modelled at the top. You can check whether any device you are interested in mentions SYNC.

    satoshi hoshi said:
    Is my understanding correct to Figure 8-10

    Yes, the rising edge of SW syncs with the rising edge of SYNC signal.

    satoshi hoshi said:
    And I would like to know the phase locking delay time of internal PLL function for SYNC in LMR3820F, because no specification in the datasheet.

    The time it takes to synchronize is up to 230 us.