• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 38 subscribers
  • Views 596 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3700 pspice issue

Nicholas Lowe
Prodigy 10 points
Other Parts Discussed in Thread: TPS3700

I've download and simulated the pspice model for the TPS3700 and it appears that OUTA and OUTB are triggering at 1 volt higher than my design parameters.

My design parameter below:

Vmon=6v

Vov = 6.3

Vuv = 5.7

And I used the current going through the divider as 5uA.

I calculated the following resistor values:

R1=1.2meg

R2=8020

R3=76.19k

After simulating, OUTA goes from low to high at Vmon=6.7V, and OUTB goes high to low at Vmon=7.3V.  Is there a 1 volt offset error in the simulation or are my calculations in error?

 

  • 0
    TI__Intellectual 2405 points
    Hello Nicholas,

    We are trying to replicate your test conditions and will get back to you on this as soon as possible.

    Thanks!!

    Best Regards,
    Mahavir Jain.
  • 0 in reply to Mahavir Jain
    TI__Intellectual 2405 points

    Hello Nicholas,

    Sorry for the delay in response. We have rectified the issue in TPS3700 model. Regarding the resistor values mentioned by you, there is a small correction needs to made. For 5uA through the branch, total branch resistance has to be 1.2meg. And for 5.7V and 6.3V levels, the values of resistors will be R1 = 1.115meg, R2 = 8.02k and R3 = 76.19k. (Rtotal = R1 + R2 + R3).

    Also you need to consider the propagation delays  as mentioned in datasheet pg no. 6 of this part. I have attached the PSPICE simulation results and schematic screenshot to this post. Kindly let me know if you need help in using the latest project files from TI website.

    Thanks!!

    Best Regards,

    Mahavir Jain.