Other Parts Discussed in Thread: TPS43061
I ran a quick Webench design using the TPS43061 (9 - 15V in, 18V out @ 3A) and simulated a steady-state output - the output was as expected.
When I edited the schematic and changed the input voltage from the 12V nominal to 9V, the simulation would not run and indicated that I had netlist errors - specifically that there was - 0 ESR on the input capacitor. I checked the cap that was selected by webench and, in fact, there was zero for the ESR. Upon redesigning & selecting another input cap (this time with a non-zero ESR), the simulation runs fine.
I suggest either making sure our database has ESR for all caps or making an adjustment in the sim tool to accommodate zero ESR. Consider that the simulation ran fine until I edited the input voltage, only then did the netlist error appear.
Steve