This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
I can’t simulate TPS43061 at VIN=5V, VOUT=24V, IOUT=5A and the following comment is displayed.
Can you improve this?
[Comment]
Thank you for your cooperation always.
Regards,
Kanemaru
Hi Kanemaru,
Thank you for providing your design requirements. We're looking into why a design is not being presented.
Hi Wanda-san,
Thank you for your kind support.
I’m looking forward to hearing from you.
Regards,
Kanemaru
Hi Kanemaru-san,
The reason for the design not being created is that a suitable FET could not be found for these input, output conditions.
The reason is because the high currents through the FET cause an increase in temperature causing their Junction temperature (Tj) to be higher than that could be supported by the FET. The Tj max of the FETs has a derating of 1.25 (so we allow the 150deg FET to operate at a max Tj of only 120 degC).
You could try increasing the Vinmin to 6.5V and you can see a design being created with the TPS43061. You could try creating a design at 6V Vinmin with the TPS43060.
regards,
Gerold