I have (various) TI SMPS designs on production circuits. I would like to simulate them.
The DC/DC buck converters have a local, say, 2x47uF ceramic load capacitors, but at some distance, 5-10cm there are often various other parallel combinations of ceramic input capacitors (say, 8x22uF), in parallel. Is there any way to simulate their effect on the loop response?