This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-00078: FPGA IP Block

Part Number: TIDA-00078

Hello:


I am interested in getting the FPGA IP block for the TIDA-00078.

My application is in test and measurement. We are designing our own vector signal analyzer.

Also, will TI be able to provide additional support to the customer FPGA development. I would probably add other functionalities to the FPGA such as amplitude measurement of CW signal, phase measurement of CW signal, etc.

  • The IP for the blind IQ correction algorithm is not "for sale" independently. It is only available on a licensing arrangement in conjunction with purchasing the TRF3711 integrated demodulator. --RJH
  • HI RJH:

    How do I get more information on the licensing arrangement?

    I am also interested in what development support, design/sim tools that TI will provide if my company enters into licensing agreement.

    Cheers,


    Juswanto

  • The licensing agreement only applies if you plan to purchase and use the TRF3711 demodulator. Licensing is based on use of the TRF3711 device. Payment for the algorithm is a cost-adder onto the base price of the TRF3711 device. TI is not in the software/algorithm business and hence not able to provide the licensing/algorithm/support as a stand-alone entity. I am guessing that your application does not use the TRF3711 as the device supports fairly narrow instantaneous bandwidth (30 MHz RF BW).

    If the interest is still strong enough to warrant discussion, I propose that you contact your local TI sales office and we arrange for an off-forum discussion.

    --RJH
  • Hi RJH:

    Thanks for the quick reply. I do plan to use the TRF3711 device family. Our application is CW only, so does not need a lot of RF BW.

    regards,

    Juswanto
  • Ah OK. In that case we can discuss off-forum the details of the algorithm licensing and such after your evaluation of the EVM. Note, TI will not be able to offer any modifications or adjustments; however, once you have the algorithm IP you can integrate with your FPGA and make some modifications for your specific use case.

    --RJH