This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About droop rate in sample hold circuit model

Other Parts Discussed in Thread: TINA-TI

Hi,

The other day I taught you to use a voltage control switch as a model for the sample hold circuit at TINA-TI.

In this case, what should we do to achieve the droop rate of the sample and hold circuit?

Best regards,

  • Hi user5994067,

    We do not have a model for the LF398.  However, if you build a simplified model of the sample-and-hold switch controlled with a voltage source, you may model the droop rate by applying a small DC leakage current source on the sample-and-hold capacitor.

    The leakage current into the hold capacitor is 30pA typ and 200pA max.  Applying in TINA a 30pA DC current source to drain the capacitor would be a rough model of the the droop rate of the sample-an-hold.  Below is a rough model using a 30pA leakage current.

    Thanks and Regards,

    Luis

    sample_and_hold_example.TSC