• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 38 subscribers
  • Views 1229 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-050000: Power Sequence

Y.Ottey
Mastermind 6145 points
Part Number: TIDA-050000
Other Parts Discussed in Thread: LM3881, TIDA-01480

Dear TI Team

A customer is trying to refer to the TIDA-050000 power circuit for the Artix-7 and I am being asked about the power sequence.

TIDA-050000 has the following configuration, but I could not confirm the description about power sequence in the application note.


When actually using TIDA-050000, is it necessary to prepare a separate sequence IC or FPGA board for the power sequence of each power supply IC?
Also, is it a form controlled by an external resistor as shown in the circuit diagram below?

Best Regards,

Y.Ottey

  • 0
    TI__Mastermind 30280 points

    Y.Ottey,

    The intention of the TIDA-050000 design is that it can be connected with a "motherboard" PCB containing the FPGA/SoC, in this case the Artix-7.

    The expectation is that the sequencing of each FPGA/SoC will be different, so there is no one-size-fits-all approach that will work and it is assumed the sequencing would need to be on the motherboard. If this is the case, the pull-up resistors and capacitors you have identified would be marked as DNI. The pull-down resistors should stay on the board to keep the enable pins in the low state when power is first applied.

    More generally speaking, you could sequence the power supply design in 3 different ways:

    1. LM3881 or similar IC
    2. always-on MSP430 or similar MCU, if it already on-board for housekeeping purposes
    3. manually, with a combination of R-C delays, diodes, and comparators/supervisors

    I cannot recall if there is a 5V pin on the board-to-board interconnect, but if not then it should be VIO and the VIO rail needs to be enabled separately.

    What you see in the TIDA-050000 design is a simplified version of option #3, with RC delays that can be adjusted for power-up timing (power-down timing would not be controlled the same way).

  • 0 in reply to Brian Berner
    Mastermind 6145 points

    Hi Brian

    Thank you for your good reply.

    Let me check one additional point.
    Is it okay to recognize that performing the TIDA-050000 (or TIDA-01480) power sequence requires the use of one of the following techniques?
    -Perform power sequence with FPGA on the motherboard connected to TIDA-050000 (TIDA-01480)
    -Implement a power supply sequence to another circuit including an external sequence IC (LM3881 etc.)

    Regards,

    Y.Ottey

  • 0 in reply to Y.Ottey
    TI__Mastermind 30280 points

    Y.Ottey said:
    -Perform power sequence with FPGA on the motherboard connected to TIDA-050000 (TIDA-01480)
    -Implement a power supply sequence to another circuit including an external sequence IC (LM3881 etc.)

    Yes, or you have a 3rd option: R-C delays, which is the simple option implemented on the TIDA-050000 board.