We are looking for timing specifications when the SSI is used for SPI transactions. In particular, we are seeing a ~60ns delay from rising edge(spi mode=1) to when the MISO(TX slave) line starts to change state. What is the delay specification for clock edge to shifting a bit for CC2642?
