• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 52 subscribers
  • Views 1027 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2650: Maxium ADC sampling rate supported in SCS

Xiaoxiao Hou
Intellectual 405 points

Other Parts Discussed in Thread: CC2650

Hello,

I am thinking, if SCS (Sensor Controller Studio) supports high data-rate ADC sampling (for example, at 200 ks/s as claimed in datasheet) in CC2650?

I am worried that since SCS only has 2kB SRAM and it cannot access the SRAM memory in main CPU, the ADC and other peripheral sampling functions (SPI, I2C) are limited to low data rate.

Best,

Thank you!

Xiaoxiao

  • 0
    TI__Mastermind 33460 points
    Xiaoxiao,

    Claims in the datasheet have been tested before the chip was shipped.

    Do you have an example that leads you to believe this is not possible?
  • 0 in reply to Sean2
    Intellectual 405 points
    Hi Sean,

    Thanks for your reply!

    Actually I just started working in SCS, to implement a high data rate ADC application.

    I am thinking since the allowable buffer size in SCS is limited to 1-2kB, which means the buffer will be quickly occupied and needs transfer all the data to main CPU before new data gets in. The data transfer process will certainly add some time gap to the data, which is not desirable.

    Do you have an estimate of the time gap? Is there any possible architecture that can help me avoid this problem, for example, multiple-buffer architecture?

    Thank you so much!

    Xiaoxiao
  • 0 in reply to Xiaoxiao Hou
    TI__Mastermind 33460 points
    Xiaoxiao,

    You are correct, the datasheet is merely listing the max capabilities of the peripheral, which may be limited by implementation.
    When sampling at a fast rate, you will fill the buffer quickly, which as you have observed is limited by the SC RAM size.
    You will need to ensure that the CM3 services the buffer frequently enough to ensure that no data is lost.
  • 0 in reply to Sean2
    Intellectual 405 points
    Hi Sean,

    Again, thanks for your quick response!

    Under this circumstance, do you think if it would be a better idea to implement ADC application on main CPU directly, instead of on SC? Even though this would add power consumption dramatically, I guess.

    It seems all ADC application examples provided by TI, that I could find online, are based on SC. Do you think if you can point me to some application examples, where ADC application is implemented on main CPU directly?

    Much appreciated!

    Best,
    Xiaoxiao
  • 0 in reply to Sean2
    Prodigy 215 points

    I have an application where I need to read 3 ADC values and update a characteristic with these values.

    Is there an example on how to do this the most efficient way in order to get 'high speed' updating (high speed wil be at least 0.2 sec update preferably more)