• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 51 subscribers
  • Views 716 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2564: Multiple A2DP stream solutions

Carlos Ventura
Prodigy 180 points
Part Number: CC2564
Other Parts Discussed in Thread: CC256XSTBTBLESW

Hello Team, 

Thanks in advance for your support with the following questions:

1. How to identify different A2DP streams? From L2CAP layer? How to get the access?

2. 3-4 A2DP 16bit/48KHz SBC(joint high quality stereo) streams only available with EDR mode?

3. What is the resource requirements for the host? Cortex M4 serials with how much memory? 

4. Software effort: Can we work with TI SDK/stack to implement the feature? Any documentations/guidelines for software development?

Thanks again!

  • 0
    TI__Mastermind 29280 points

    Hi Carlos,

    Carlos Ventura said:

    1. How to identify different A2DP streams? From L2CAP layer? How to get the access?

    This task is pretty much doing a custom implementation of the entire A2DP profile by working directly with the GAVD protocol and the L2CAP layer. You can refer to the A2DP profile spec and the APIs mentioned in the GAVDAPI.h and L2CAPAPI.h of the TI BT Stack.

    Carlos Ventura said:

    2. 3-4 A2DP 16bit/48KHz SBC(joint high quality stereo) streams only available with EDR mode?

    A single A2DP stream (using SBC codec) with these parameters will require 345kbps data rate just for A2DP data. For 3 to 4 of these streams, the datarate will be well above 1mbps. In addition to this, there will be profile/protocol level over-head as well. Comparing this with BT classic BR(1mbps) and EDR(2mbps nd 3mbps), only viable option is EDR.

    Carlos Ventura said:

    3. What is the resource requirements for the host? Cortex M4 serials with how much memory? 

    This scenario and the CPU consumption has not been characterized. For memory requirement of a single A2DP stream, please refer to the AUDDemo section of the Documentation/Memory Analysis report/ in the CC256XSTBTBLESW.

    Carlos Ventura said:

    4. Software effort: Can we work with TI SDK/stack to implement the feature? Any documentations/guidelines for software development?

    Yes, but please see the answer to 1. above. There is no TI SDK specific documentation/guidelines regarding this.

    Best regards,

    Vihang