Tool/software: TI-RTOS
Hello,
I am working on project using the Ble_Multi_Role example as the code base. The cc2652 also acts as an SPI Slave in the same.
I wanted to disable the GAP Bond Manager in the project. I tried commenting out -DGAP_BOND_MGR in the build_config.opt file in the associated ble_multi_role_stack_library. But when I do so, the initial SPI transfers that are done, become corrupted/bits get shifted. It seems really odd, since the GAP BOND MGR has nothing to do with the SPI clock I believe and also the subsequent transfers after the first few are all correctly gotten. Why is that? Does not including the GAP_BOND_MGR in anyway affect the SPI Clock ?
Regards,
Shyam