• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 52 subscribers
  • Views 213 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2564MODA: Power-up and down sequence

Koichiro Tashiro
Mastermind 22945 points
Part Number: CC2564MODA


Hi,

I have questions from my customer about power-up/down sequence of CC2564MODA.
Customer is planning to use the device with MSP430F5x as host controller.

Q1) According to data sheet section 4.7.1.2, there is no timing requirements between VDD_IO(1.8V) and VDD_IN(3.3V) as far as they are ramp-up during  nSHUTD is low.
Customer is planning to provide VDD_IO and VDD_IN from MSP430 power supplies because MSP430 also requires 1.8V and 3.3V.
I think this should not be an issue as far as nSHUTD is kept low during power ramp. Correct?

Q2) I understood slow clock needs to be ON and stable at power-up.
Any slow clock requirements at shutdown entry (nSHUTD goes to low)?
(It needs to be ON or OFF, etc.)

Thanks and regards,
Koichiro Tashiro