This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2652RB: SPI half duplex mode

Part Number: CC2652RB
Other Parts Discussed in Thread: SYSCONFIG

Hi Team,

Our customer would like to confirm if CC2652RB support SPI half duplex mode.

Regards,

Danilo

  • Hi Danilo,

    The SPI TI Driver can support half-duplex but will require the correct configuration to achieve.  I assume that they are using the CC2652RB as a master?  The spimaster example will need to remove handshake capabilities but the MISO pin can be left disconnected.  Chip select usage is optional.  Please let me know if the customer has difficulty implementing this.

    Regards,
    Ryan

  • Hi Ryan,

    Thank you for your response. 

    The customer would like to know how to configure CC2652RB. He is using fatsd example from Simplelink SDK. Furthermore, he would like to know if the MISO pin is unconnected, will it work if it is connected to Ground or it can be left floating?

    Regards,

    Danilo

  • Here is the fatsd TI Driver example, they should evaluate the out-of-box operation before testing the modifications necessary for their purposes (only write procedures, no reads).  Unused GPIOs can be NC or GND, although NC is preferred according to Table 7-2 of the Datasheet.

    Regards,
    Ryan

  • Hi Ryan,

    Apart from setting MISO pin as NC in the sysconfig file, does the customer have to do anything else to configure SPI in half duplex mode like setting any register. He would like to know the complete process to configure SPI in half duplex mode.

    Regards,

    Danilo

  • I am not aware of any further modifications but the customer will need to perform their own evaluation as existing test cases under this configuration are not provided by TI.  Please let me know if they experience any issues during their implementation of this design.

    Regards,
    Ryan