• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 54 subscribers
  • Views 427 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC1312R7: migration CC1312R1 to CC1312R7

SY Yoon
Genius 3381 points
Part Number: CC1312R7
Other Parts Discussed in Thread: CC1312R

Hi, 

My customer is using the CC1312R1. 

But he is working on a change from CC1312R1 to CC1312R7.

Does it work when the image of CC1312R1 is downloaded to CC1312R7?

The only difference between the two is the flash size. Is that correct?

He doesn't use CCS or IAR, He uses the open source compiler. 

So I need information on how to change device when using GCC.

  • 0
    TI__Guru* 81801 points

    Hi Sy,

    Programming a CC1312R1 image to a CC1312R7 device won't work. The CCFG area is located at the end of flash, and since the flash has different sizes for these two devices the CCFG address will be wrong when moving to CC1312R7. 

    Please check the linker script for a CC1312R1 vs. a CC1312R7 project. 

    Cheers,

    Marie H

  • 0 in reply to Marie H
    Genius 3381 points

    Hi,Marie

    Where is the memory map information?

    I've seen each technical reference guide (swcu192 and swcu185e) but the memory map was the same.

  • +1 in reply to SY Yoon
    TI__Guru* 81801 points

    Hi Sy,

    E.g. compare the linker command files ( C:\ti\simplelink_cc13xx_cc26xx_sdk_6_10_00_29\examples\rtos\CC1312R1_LAUNCHXL\prop_rf\rfPacketRx\tirtos7\ccs\cc13x2_cc26x2_tirtos7.cmd) :

    CC1312R:

    #define FLASH_BASE              0x0
#define FLASH_SIZE              0x58000
#define RAM_BASE                0x20000000
#define RAM_SIZE                0x14000
#define GPRAM_BASE              0x11000000
#define GPRAM_SIZE              0x2000

    CC1312R7:

    #define FLASH_BASE              0x0
#define FLASH_SIZE              0xB0000
#define RAM_BASE                0x20000000
#define RAM_SIZE                0x24000
#define GPRAM_BASE              0x11000000
#define GPRAM_SIZE              0x2000

    For both devices, CCFG is simply put at the top of the flash:

    .ccfg           :   > FLASH (HIGH)

    Cheers,

    Marie H

  • 0 in reply to Marie H
    Genius 3381 points

    Hi Marie,

    Thank you for information.

    I checked linker command file.

    I wonder why TI doesn't include this information in the datasheet.

  • 0 in reply to SY Yoon
    TI__Guru* 81801 points

    Hi,

    The location of CCFG is mentioned in the data sheet, in the Memory chapter.

    Cheers,

    Marie H