This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP-CC1352P7: Using NCP

Part Number: LP-CC1352P7
Other Parts Discussed in Thread: CC1352P7

Tool/software:

Dear TI-Team!

In the datasheet of the CC1352P7-1 I read that there exist three CPUs: 

1. Cortex-M4F for application and upper layer stack

2. Cortex-M0 for lower layer stack (physical layer)

3. Sensor controller

So I understood it like this, that the Cortex-M0 takes the responsibilities of a PHY (modulation and demodulation). I tried the example code for WI-SUN with border-router and coap-node. In the code I can see that WISU_NCP_ENABLE is not defined for the ns_coap_node-code but is defined for the ns_br-code. Does this mean for the node that the Cortex-M0 is not used in this example? How is the physical layer then realized and what are the advantages and disadvantages of using NCP or not and why the different configuration for the border-router and the coap-node? Could you give me some overview here?

Thanks a lot!

Anna

  • Hi Anna,

    I think there's a small misunderstanding of the role of the Cortex M0 aka radio core. This core is the radio and is thus always involved when something is being received or transmitted over the air.

    The ns_coap_node example is a fully embedded example, meaning it can run independently. The NCP enabled examples (ns_br and ns_node) need a host device to give them commands over a serial interface. Thus the main difference is whether you have a one chip architecture (CC1352P7 only running ns_coap_node), or if you have a two-chip architecture with a host chip (e.g. linux device such as AM62x) + the CC1352P7.

    Cheers,

    Marie H