Hi, TI community!
I'm trying to understand the principle of working of infinite packet transmission. I read TI code example (www.ti.com/lit/zip/swrc253) about it. Now I stuck on FIFO principle of working. What's going on in example:
// Fill up the TX FIFO
cc112xSpiWriteTxFifo(txBuffer, FIFO_SIZE);
// Enter TX mode
trxSpiCmdStrobe(CC112X_STX);
When FIFO fills over threshold TXFIFO_THR(FIFO_THR = 120) signal toggles from 0 to 1. Then, transmit occures and FIFO draines. And I can't understand when TXFIFO_THR signal toggles from 1 to 0. Is it when it draines above 7 (127 - FIFO_THR)? In interrupt FIFO fills by 122 bytes. But in my mind only 7 bytes are available for write. When I guided FIFO principles (first in first out), I can't understand this implementation. Can someone explain how it works?