Other Parts Discussed in Thread: CC1125
Hi,
Does the PKT_SYNC_RXTX interrupt checks for a valid CRC ? I am currently using the PKT_SYNC_RXTX as my interrupt mechanism and have set the PKT_CFG1 _ CRC_CFG as 0x01.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
Does the PKT_SYNC_RXTX interrupt checks for a valid CRC ? I am currently using the PKT_SYNC_RXTX as my interrupt mechanism and have set the PKT_CFG1 _ CRC_CFG as 0x01.
No, that is not correct. You can use CRC even if you are using PKT_SYNC_RXTX. The way the signal work is that you will get an interrupt (rising edge) when a sync word is received and a falling edge when a packet is received or when filtering/overflow happens. If you have enabled CRC and CRC_AUTOFLUSH, the packet will be left in the FIFO if CRC is OK and automatically flushed from the FIFO if the CRC Fails. That means that when you get an interrupt on falling edge of the PKT_SYNC_RXTX signal you do not know if there is anything in the FIFO or not. You can check NUM_RXBYTE, and if the FIFO is not empty you know that the packet in there has CRC OK. If you enable CRC but have CRC_AUTOFLUSH disabled, the packet will be put in the FIFO regardless of the CRC beeing OK or not (assuming you do not use other kinds of filtering). You then need to check if the CRC is OK by reading the status byte in the end of the packet (if appended) or by reading the PKT_CRC_OK bit in the LQI_VAL register.
Siri