This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/LAUNCHXL-CC1310: CCFG startup file as distributed with the Simplelink SDK

Part Number: LAUNCHXL-CC1310

Tool/software: Code Composer Studio

Hello, 

I've been reading up on the brown-out detection level in the technical reference manual. I think there is an inconsistency between the CCFG startup file as distributed with the Simplelink SDK.

 

The technical reference manual describes for MODE_CONF register the VDDS BOD Level configuration bit (page 715 rev. H):

* '0' means 2.0V which is necessary for maximum PA output power

* '1' means 1.8V (or 1.7V for external regulator mode), which is default

 

However, the implementation of ccfg.c delivered with the simplelink SDK is the following:

#if ( CCFG_FORCE_VDDR_HH )

#define SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL               0x1        // Special setting to enable forced VDDR HH voltage

#else

#ifndef SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL

// #define SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL            0x0        // VDDS BOD level is 2.0V

#define SET_CCFG_MODE_CONF_VDDS_BOD_LEVEL               0x1        // VDDS BOD level is 1.8V (or 1.65V for external regulator mode)

#endif

#endif

 

When I enable CCFG_FORCE_VDDR_HH (set as '1'), maximum PA output power is enabled (I assume). According to the reference manual, I would expect the bit is set to '0'.

 

Why does the above statement perform the opposite of what is described in the reference manual (set to '1')?

Kind Regards

Linda