• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 40 subscribers
  • Views 320 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC3220MODA: IO retention

Mark Philip Felipe
Genius 11050 points
Part Number: CC3220MODA
Other Parts Discussed in Thread: CC3220SF, SYSCONFIG

Hi Team, need your inputs on this.

Using CC3220SF as a main controller. I looking for low power modes and i choose NWP-idle with MCU-LPDS.


1.IO retention depends on NWP or MCU and what is the relation?

2.When connect IO-retention shutdown PRCM_IO_RET_GRP_1 getting current 5-8mA but connct with PRCM_IO_RET_GRP_0 PRCM_IO_RET_GRP_1 PRCM_IO_RET_GRP_2 PRCM_IO_RET_GRP_3 getting 26mA.I dont know exactly this is happen for IO retention shutdown.

3.IO retention can affect the power consumption or not?


4.what is the difference IO retention in LPDS and hibernate mode

Thank you in advance.

-Mark

  • 0
    TI__Mastermind 46871 points

    Hi Mark,

    1. IO retention depends on the MCU. What is the relation between what?

    2. Below is a screenshot from the prcm.h file about IO retention. 

    3. When using any I/O retention, it is expected that power consumption increases. PRCM_IO_RET_GRP_0 retains the state of all relevant pins except for SFLASH and JTAG.. I would imagine the power consumption needed would scale depending on the number of pins you are using as inputs but I have not tested this. 

    4. When entering hibernate, it does not use the pin parking struct in SysConfig (this is for LPDS only). Instead, it parks the GPIOs in their current state before entering hibernate.

    BR,

    Seong